Asynchronous Sequential Machine Design and Analysis: A Comprehensive Development of the Design and Analysis of Clock-independent State Machines and Systems

כריכה קדמית
Morgan & Claypool Publishers, 2009 - 235 עמודים
Asynchronous Sequential Machine Design and Analysis provides a lucid, in-depth treatment of asynchronous state machine design and analysis presented in two parts: Part I on the background fundamentals related to asynchronous sequential logic circuits generally, and Part II on self-timed systems, high-performance asynchronous programmable sequencers, and arbiters.

Part I provides a detailed review of the background fundamentals for the design and analysis of asynchronous finite state machines (FSMs). Included are the basic models, use of fully documented state diagrams, and the design and characteristics of basic memory cells and Muller C-elements. Simple FSMs using C-elements illustrate the design process. The detection and elimination of timing defects in asynchronous FSMs are covered in detail. This is followed by the array algebraic approach to the design of single-transition-time machines and use of CAD software for that purpose, one-hot asynchronous FSMs, and pulse mode FSMs. Part I concludes with the analysis procedures for asynchronous state machines.

Part II is concerned mainly with self-timed systems, programmable sequencers, and arbiters. It begins with a detailed treatment of externally asynchronous/internally clocked (or pausable) systems that are delay-insensitive and metastability-hardened. This is followed by defect-free cascadable asynchronous sequencers, and defect-free one-hot asynchronous programmable sequencers--their characteristics, design, and applications. Part II concludes with arbiter modules of various types, those with and without metastability protection, together with applications.

Presented in the appendices are brief reviews covering mixed-logic gate symbology, Boolean algebra, and entered-variable K-map minimization. End-of-chapter problems and a glossary of terms, expressions, and abbreviations contribute to the reader's learning experience. Five productivity tools are made available specifically for use with this text and briefly discussed in the Preface.

Table of Contents: I: Background Fundamentals for Design and Analysis of Asynchronous State Machines / Introduction and Background / Simple FSM Design and Initialization / Detection and Elimination of Timing Defects in Asynchronous FSMs / Design of Single Transition Time Machines / Design of One-Hot Asynchronous FSMs / Design of Pulse Mode FSMs / Analysis of Asynchronous FSMs / II: Self-Timed Systems/ Programmable Sequencers, and Arbiters / Externally Asynchronous/Internally Clocked Systems / Cascadable Asynchronous Programmable Sequencers (CAPS) and Time-Shared System Design / Asynchronous One-Hot Programmable Sequencer Systems / Arbiter Modules

 

מה אומרים אנשים - כתיבת ביקורת

לא מצאנו ביקורות במקומות הרגילים

תוכן

72 EXAMPLE OF AN LPD MODEL FSM ANALYSIS
88
721 Ehazard and Dtrio Analyses of the PGM
91
73 EXAMPLE OF AN STT FSM ANALYSIS
92
74 EXAMPLE OF A ONEHOT FSM ANALYSIS
96
75 EXAMPLE OF A PULSE MODE FSM ANALYSIS
99
SelfTimed Systems Programmable Sequencers and Arbiters
103
Externally AsynchronousInternally Clocked Systems
105
82 DFLOP MEMORY ELEMENT DESIGN WITH CELEMENTS
107

18 DESIGN OF BASIC ELEMENTS AND THEIR CHARACTERISTICS
16
181 Basic SR Cells
17
182 Muller CElements
21
19 SUMMARY OF THE EXCITATION TABLES
23
110 HUFFMAN VS MULLER ASYNCHRONOUS FSMs
24
Simple FSM Design and Initialization
25
22 INITIALIZATION OF ASYNCHRONOUS FSMs
28
221 Sanity Circuits Design and Applications
29
Detection and Elimination of Timing Defects in Asynchronous FSMs
33
32 RACES AND CRITICAL RACES
34
33 STATIC HAZARDS IN THE NS AND OUTPUT FORMING LOGIC
36
332 Detection and Elimination of Static Hazards in the Output Forming Logic
39
3 DYNAMIC HAZARDS AND FUNCTION HAZARDS
40
35 OUTPUT RACE GLITCHES DETECTION AND ELIMINATION
41
3 ESSENTIAL HAZARDS DETECTION AND ELIMINATION
42
361 Minimum Requirements for EHazard and Dtrio Formation
43
362 A Simple example
45
37 METASTABLE CONDITIONS IN CELEMENTS
51
Design of Single Transition Time Machines
53
42 DESIGN EXAMPLE USING CELEMENTS
54
43 ESSENTIAL HAZARD ANALYSIS IN STT FSMS
61
44 COMPUTER AIDED STT FSM SYSTEM
62
45 SUMMARY
65
Design of OneHot Asynchronous FSMW
69
52 CHARACTERISTICS OF THE LOWER
70
53 DESIGN EXAMPLE USING CELEMENTS
71
5 ESSENTIAL HAZARDS IN ONE ASYNCHRONOUS FSMs
74
Design of Pulse Mode FSMs
77
611 Requirements and Characteristics of the Pulse Mode Approach
78
62 TOGGLE MODULES AS THE MEMORY ELEMENTS
80
63 A DESIGN EXAMPLE
81
64 OTHER MEMORY ELEMENTS SUITABLE FOR PULSE MODE DESIGN
84
65 DEBOUNCING CIRCUITS
85
Analysis of Asynchronous FSMs
87
821 DTrio Analysis of the Resolver FSM
110
83 SIMPLE EXAMPLE OF AN EAIC FSM DESIGN
111
84 THE METASTABLE DETECTION STAGE
114
85 FREQUENCY CHARACTERISTICS AND NS LOGIC CONSTRAINTS OF EAIC SYSTEMS
116
86 PARALLELSERIAL PROCESSING WITH CASCADED EAIC MICROCONTROLLERS
117
87 SUMMARY OF THE SALIENT FEATURES OF EAIC SYSTEMS
118
Cascadable Asynchronous Programmable Sequencers CAPS and TimeShared System Design
119
92 MAC MODULE CHARACTERISTICS FOR USE WITH CAPS SYSTEM ARCHITECTURE
120
93 CELEMENT DESIGN OF A 2 x 2 MAC MODULE
123
931 Stepwise operation of the MAC Module
127
94 CASCADING THE MAC MODULES
128
95 PROGRAMMING THE MAC MODULE FOUR EXAMPLES
129
96 TIMESHARED FSM OPERATION BY USING CASCADED MAC MODULES
138
Asynchronous OneHot Programmable Sequencer Systems
143
102 DESIGN OF ONEHOT SEQUENCERS
146
103 TIMESHARED MULTIPLE FSM OPERATION BY A SINGLE AOPS
151
104 AOPS SOFTWARE CAPABILITIES USED IN THIS TEXT
158
Arbiter Modules
165
112 MULTIPLE INPUT BUS ARBITERS
167
113 PRIORITY STANDALONE ARBITERS
170
114 HANDSHAKE ARBITERS WITH ACKNOWLEDGMENT DONE SIGNALS
171
115 ROTATING TOKEN ARBITERS
173
116 APPLICATIONS
176
APPENDIX A
181
A2 ANDOR LAWS AND THE EQVXOR LAWS OF BOOLEAN ALGEBRA DUAL RELATIONS
182
A3 ENTERED VARIABLE KMAP COMPRESSION AND MINIMIZATION A31 Incompletely Specified Functions
183
EndofChapter Problems
187
Endnotes
201
IV SOURCES RELATED TO THE SUBJECT OF EAIC SYSTEMS DISCUSSED IN THIS TEXT
202
Glossary of Terms Expressions and Abbreviations
203
Author Biography
225
Index
227
זכויות יוצרים

מהדורות אחרות - הצג הכל

מונחים וביטויים נפוצים

מידע ביבליוגרפי